

Interface Trap Densities and Admittance Characteristics of III-V MOS capacitors

S. Stemmer^a, V. Chobpattana^a, J. Son^a, and S. Rajan^b

^a Materials Department, University of California, Santa Barbara, California, 93106-5050, USA

^b Department of Electrical and Computer Engineering, The Ohio State University, Columbus, Ohio 43210, USA

High- k /III-V interfaces in metal-oxide-semiconductor capacitor structures with $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channels exhibit certain admittance characteristics that are almost universally observed, independent of the specific high- k material or deposition technique used. These include a “hump” in the capacitance-voltage curves at negative biases (depletion region) and low frequencies for n -type channels, and pronounced frequency dispersion in accumulation. The paper discusses both features in the context of the high density of non-uniformly distributed interface trap states in the semiconductor band gap that is typical of these interfaces.

Introduction

III-V semiconductor surfaces are prone to high interface trap densities (D_{it}), causing the admittance characteristics dielectric/III-V interfaces to be remarkably similar, even when different dielectrics and/or dielectrics deposited by different methods are used (1). The energy distribution of the D_{it} in the semiconductor band gap is likely also very non-uniform. For example, the D_{it} of dielectric/ n - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ interfaces is sufficiently low to achieve band bending (semiconductor Fermi level movement) in the upper half of the semiconductor band gap under an applied voltage. Here, we discuss some of the general admittance characteristics of metal-oxide-semiconductor capacitor (MOSCAPs) structures with n -type $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channels.

Frequency Dispersion at Negative Gate Bias

At negative biases and room temperature, n -MOSCAPs with $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ typically show an increase in capacitance with decreasing frequency at negative bias (see Fig. 1). In the literature the upturn of capacitance at negative bias has often been explained with a response due to minority carriers (true or weak inversion). However, if minority carrier generation would be responsible for the upturn in capacitance with decreasing frequency at negative biases, then the capacitance should become independent of gate bias. Instead, typical CV curves show a “hump” at negative biases and low frequencies, which is characteristic for interface trap response (1). Recent studies of the activation energy of this hump using temperature-dependent studies have shown that it originates from interface states located 0.1 eV below midgap (2).




Figure 1: Capacitance-voltage characteristics as a function of measurement frequency of a 3 nm thick $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSCAP with a Ni top electrode.

Frequency Dispersion at Positive Gate Bias

The origin of the frequency dispersion that is observed in accumulation, for example for the MOSCAP shown in Fig. 1, is currently being debated in the literature. The following mechanisms have been proposed in the literature to explain the frequency dispersion:

- *Interface traps*: the recombination time constants of interface states that line up with the semiconductor Fermi level at positive gate bias are expected to be very short, because the semiconductor Fermi level moves deep into the conduction band (1). Communication of traps with the semiconductor bands is thus *not* expected to give rise to strong frequency dispersion in accumulation.
- *Border traps (3,4,5,6)/disorder near the interface (7)*: tunneling from the semiconductor bands into these defects is associated with a time constant that depends on their distance to the interface, giving rise to frequency dispersion. The border trap model is consistent with the experimentally observed temperature independence of the dispersion (3). However, the reported frequency dispersion characteristics of well-behaved dielectric/III-V interfaces with different dielectrics and/or dielectrics deposited by different methods are remarkably similar, which is not expected if defects in the dielectric are responsible for the dispersion. The border trap model is unlikely to explain why dispersion characteristics depend on the dielectric thickness (Fig. 2).
- *Leakage and series resistance (8)*: the dispersion is typically observed to very low frequencies [see e.g., ref. (4)], which indicates that series resistance only has a minor role in causing the observed frequency dispersion.
- *Recombination-controlled tunneling (9)*: in this model, further discussed below, the parallel conductance is large when, at positive gate biases, the

metal Fermi level lines up with a large density of interface states in the middle of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ band gap.




Figure 2: Accumulation capacitance density at $V_{FB} + 1$ V (V_{FB} is the flatband voltage) as a function of frequency for $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSCAPs. The solid lines are a power law fit ($C_{acc} = cf^m$, where C_{acc} is the accumulation capacitance density, c is a constant, f the frequency and m is the power law exponent). The value of m is indicated for each trace.

In the recombination-controlled tunneling model the parallel conductance is large and frequency dependent when interface traps can communicate with the metal via tunneling, which requires that the dielectric is sufficiently thin (10,11). In particular, at positive gate biases, the metal Fermi level lines up with a large density of interface states in the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ band gap. The ac signal causes the metal Fermi level (E_{fm}) to oscillate through E_t (trap level). A conducting channel (ac loss) is provided through recombination of carriers with the interface states, as indicated by the vertical arrow in Fig. 3. In a recent publication (9), we have shown that the model explains in a semi-quantitative manner the experimentally observed capacitor characteristics, including a peak in parallel conductance/frequency versus log frequency curves at positive gate bias, and the dependence of the frequency dispersion on the dielectric thickness. The interface trap states that are responsible for the frequency dispersion in accumulation reside in the lower half of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ band gap, as the metal Fermi level lines up with these states at positive gate biases.

Conclusions

In summary, the high, and non-uniform (with respect to their energy distribution in the band gap) interface trap densities at high- k /III-V interfaces can give rise to

pronounced frequency dispersion phenomena in capacitance-voltage and conductance-voltage measurements as a function of frequency. Tunnel currents through these interface states should not be neglected, as the D_{it} of dielectric/III-V interfaces is orders of magnitude higher than for Si MOSCAPs (rising well into $10^{14} \text{ eV}^{-1}\text{cm}^{-2}$ near the valence band for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$) and the conduction band DOS of III-V semiconductors such as $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ is several orders of magnitude lower than that of Si.




Figure 3: Recombination controlled tunneling process, involving tunneling (horizontal arrow) and electron capture.

Acknowledgments

The research was partially supported by the ONR Define MURI (grant number N00014-10-1-0937) and by the Semiconductor Research Corporation through the Nonclassical CMOS Research Center (Task ID 1437.008).

References

1. R. Engel-Herbert, Y. Hwang, and S. Stemmer, *J. Appl. Phys.* **108**, 124101 (2010).
2. I. Krylov, L. Kornblum, A. Gavrilov, D. Ritter, and M. Eizenberg, *Appl. Phys. Lett.* **100**, 173508 (2012).
3. E. J. Kim, L. Wang, P. M. Asbeck, K. C. Saraswat, and P. C. McIntyre, *Appl. Phys. Lett.* **96**, 012906 (2010).
4. Y. Yuan, L. Q. Wang, B. Yu, B. H. Shin, J. Ahn, P. C. McIntyre, P. M. Asbeck, M. J. W. Rodwell, and Y. Taur, *IEEE Electron Device Lett.* **32**, 485 (2011).
5. G. W. Paterson, M. C. Holland, I. G. Thayne, and A. R. Long, *J. Appl. Phys.* **111**, 074109 (2012).
6. G. Brammertz, A. Alian, D. H. C. Lin, M. Meuris, M. Caymax, and W. E. Wang, *IEEE Trans. Electron Devices* **58**, 3890 (2011).
7. L. He, H. Hasegawa, T. Sawada, and H. Ohno, *J. Appl. Phys.* **63**, 2120 (1988).
8. A. Ali, H. Madan, S. Koveshnikov, S. Oktyabrsky, R. Kambhampati, T. Heeg, D. Schlom, and S. Datta, *IEEE Trans. Electron Dev.* **57**, 742 (2010).
9. S. Stemmer, V. Chobpattana, and S. Rajan, *Appl. Phys. Lett.* **100**, 233510 (2012).
10. J. Shewchun, A. Waxman, and G. Warfield, *Solid-State Electron.* **10**, 1165 (1967).
11. L. B. Freeman and W. E. Dahlke, *Solid-State Electron.* **13**, 1483 (1970).